Wednesday, December 15, 2004

This is a test post

RISC architectures (such as Mips, Alpha and PowerPC) provide a load-linked/store-conditional sequence of instructions for atomic updates.